


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/15	Deciphered Date	2019/12/15	Title
				Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-G07AP(KBL-U UMA) 61
				Rev. Friday, January 26, 2018
				Sheet 3 of 58




G3->S0



S0->S3/DS3

S0/DS3->S0

S0->S5



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
	Issued Date	Deciphered Date	Title	HW Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND COMPAL COMPANY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	LA-G07BP(KBL-U_UMA_6L)	Rev: 6.0
		Created	2024/04/04	2024/04/04




Interleaved Memory




Interleaved Memory

<Cocoa_1020>


PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ(Memory down); FET+R(SO-DIMM)




SMB (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC --> For KB9022/9032 Use
1 = eSPI is selected for EC --> For KB9032 Only.




SPI ROM (8MByte Only)





CLK Source CPU to SPI ROM H232 EC



BOM SA000046400 S IC FL 64M EN25Q64-104H1P SOP 8P MXIC
SA000081100 S IC FL 64M W25Q64-104H1P SOP 8P WINBOND
WINBOND SA000039A30 S IC FL 64M W25Q64-104H1P SOP 8P SPI ROM
Micron SA000051100 S IC FL 64M W25Q64-104H1P SOP 8P




Security Classification		Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	SKL-U(3/12)SPI,ESPI,SMB,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	v0.3
Date: Friday, January 05, 2018				Sheet	7 of 59





	UMA	DIS
PROJECT_ID	0	1
2G VRAM	0	1
VRAM Clock	0	1

X76 BOM control RAM size



Net Name	4G	2G
VRAMCLK_SEL	1	0




HDA for AUDIO




HDA_SDOUT:
ME Flash Descriptor Security Override
Low : Disabled(Default)
High : Enabled



		PLAT_SEL1	
		0	1
PLAT_SEL0	0	KBL-U	KBL-R
	1	SKL-U	NA








Functional Strap Definitions

- SPKR (Internal Pull Down):**
- TOP Swap Override
 - 0 = Disable TOP Swap mode. --> AAX05 Use
 - 1 = Enable TOP Swap Mode.
- GSPI0_MOSI (Internal Pull Down):**
- No Reboot
 - 0 = Disable No Reboot mode. --> AAX05 Use
 - 1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.
- GSPI1_MOSI (Internal Pull Down):**
- Boot BIOS StrapBit
 - 0 = SPI Mode --> AAX05 Use
 - 1 = LPC Mode

Strap Pin



CPU THERMAL SENSOR








Figure 12-1. PCI Express® Link Configurations Supported by the Guidelines in this Chapter




High Speed I/O (HSIO) Lane Multiplexing in SKL U



When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1 and Port 2
USB_OC1#	USB2 Port 3
USB_OC2#	N/A
USB_OC3#	N/A
DEVSLP0	N/A
DEVSLP1	N/A
DEVSLP2	NGFF SSD KEY- M
SATA_GP0	N/A
SATA_GP1	ODD_PLUG#
SATA_GP2	PCIE/SATA



I (Max) : 3 A (+1.0VS_VCCIO)
 RON (Max) : 6.2 mohm
 V drop : 0.019 V

near pin A22
 CC89 1.2 @ 0.1U_0201_10V6K

+1.0V_VCCSTG_IO
 RC189 1 @ 2 SD002000080 0_0805_5% Imax: 3A

+1.0V_VCCSFR
 RC143 1 2 0_0402_5%


+1.0V_VCCSFR
 CC55 1U_0402_6.3V6K

+1.0V_VCCSFR
 CC48 1U_0402_6.3V6K


RC208 Follow 544669_SKL_U_DDR3L_RVP7_Schematic_Rev1.0

RC208 Follow 544669_SKL_U_DDR3L_RVP7_Schematic_Rev0_53




For Verify SOIX <Cocoda_1027> connect to EC, check /w EC






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev	
				Document Number	v0.3	
				Custom	LA-G07BP(KBL-U_UMA_6L)	
				Date:	Friday, January 05, 2018	Sheet 12 of 59



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SKL-U(10/12)Power,SV1D	
			Document Number	Rev
			LA-G07PB(KBL-U 5MA 6L)	v0.3
			Date	12/15/2019
			12/15/2019	59






Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title	SKL-U(12/12)RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07BP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	16 of 59
				Rev	v0.3

REVERSE TYPE

TOP: JDIMM1 CONN Non-ECC DIMM



Layout Note:
Place near JDIMM1.258



DR4

2


F000006S00

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title	P18-DDRIV_CHA: DIMMO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				29	Document Number	Rev
					LA-G07BP(KBL-U UMA 6L)	v0.3
				Date	Friday, January 05, 2018	Sheet 17 of 59

Interleaved Memory

STD (5.2 mm)

TOP: JDIMM2 CONN Non-ECC DIMM



PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

SPD ADDRESS FOR CHANNEL B :

WRITE ADDRESS: 0XA4

READ ADDRESS: 0XA3


$$SA0 = 0; SA1 = 1; SA2 = 0.$$

DDR4 POR OPERATING SPEED: 1867 MT/S


STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.258



Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM2




Layout Note:
Place near JDIMM2



Part Number: LTCX0069FA0

Part Value:S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title	P19-DDRIV CHB: DIMM0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu. Number	Rev.	
				LA-G07BP(KBL-U UMA 6L)		
Date: Friday, January 05, 2018				Sheet 18 of	59	









<CPU>

1.3.2 Digital Display Interface Signal Mapping


Table 1-4. Digital Display Interface Signal Mapping

Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DP	HDMI_KC_TX2_DP
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI_KC_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DP	HDMI_KC_TX1_DP
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI_KC_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DP	HDMI_KC_TX0_DP
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMI_KC_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DP	HDMI_KC_CLK_DP
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMI_KC_CLK_DP
	DDI1_HPD	DDI1_HPD_Q	DDI1_HPD_Q
	DDI1_CTRLCLK	NA	DDI1_CTRL_CLK
DDI1_CTRLDATA	NA	DDI1_CTRL_DATA	DDI1_CTRL_DATA



*DDA30_LA-F292PR02: RS_8.2ohm_RP_360ohm





HDMI Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	HDMI Conn/Level shift
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07BP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	28 of 59




CL9, CL20 close to UL1 Pin 11
CL5 & CL19 close to UL1: Pin 32






power rail need to check

RTL8107ESH-CG/RTL8111HSH-CG Co-Lay



(SA000084T00) RTL8107ESH-CG 10/100
(SA000084T00) RTL8111HSH-CG Giga



5 4 3 2 1

0

C


B

A

5 4 3 2 1


<6,7,9,10,11,13,17,18,27,28,29,31,32,33,36,39,40,52> +3VS

<7,13,29,33,34,35,40,48,49,50,51> +3VALW




NGFF and WLAN


Unpop QB8 and RL25 for not supportOBFF



Active Low



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-G07BP(KBL-U_UMA_6L)				v0.3
Date: Friday, January 05, 2018				Sheet 30 of 59



<6,7,9,10,11,13,17,18,27,28,29,30,32,33,36,39,40,52> +3VS +3VS


Figure 12-1. PCI Express* Link Configurations Supported by the Guidelines in this Chapter

PCH-LP Details	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
Flex I/O Lane #	5	6	7	8	9	10	11	12	13	14	15	16
PCIe* Lane #	1	2	3	4	5	6	7	8	9	10	11	12
Base-U	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	2x1+1x2	RP 4	RP 3	RP 1	RP 5				RP 12	RP 11	RP 9	
Premium-U	4x1	RP 1	RP 2	RP 3	RP 4	RP 5	RP 6	RP 7	RP 8	RP 9	RP 10	RP 11
	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5			RP 7	RP 8	RP 9	RP 11	RP 12
	1x2+2x1	RP 1	RP 3	RP 4	RP 5			RP 7	RP 8	RP 9	RP 11	RP 12

<SSD>

<11> PCIE_CRX_DTX_N11
<11> PCIE_CRX_DTX_P11
<11> PCIE_CTX_C_DRX_N11
<11> PCIE_CTX_C_DRX_P11
<11> PCIE_CRX_DTX_P12
<11> PCIE_CRX_DTX_N12
<11> PCIE_CTX_C_DRX_N12
<11> PCIE_CTX_C_DRX_P12
<9> CLK_PCIE_N4
<9> CLK_PCIE_P4

Key TYP.M













36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express* Multiplexed Ports


The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports.

Note: When SATA and PCIe* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

39	GND	PCIM/Mm_D09000MU90_MZVLW1T0HMLH00H1_F73H1Q_09H	40	GND	Return Current Path	40	GND	Return Current Path	40	GND	Return Current Path
41	PETn0	PCIe TX	42	N/C		43	TXP	Transmitter	43	TXP	Transmitter
43	PETn1	PCIe TX	44	N/C		45	TXN	Transmitter	45	TXN	Transmitter
45	GND	Return current path	46	N/C		47	PERn0	Return Current Path	47	PERn0	Return Current Path
47	PERn1	PCIe Rx	48	N/C		49	PERn2	Receiver Differential Signal Pair	49	PERn2	Receiver Differential Signal Pair
49	PERn3	PCIe Rx	50	PERST#		51	PERn4	Receiver Differential Signal Pair	51	PERn4	Receiver Differential Signal Pair
51	GND	Return current path	52	CLKREQ#		53	CLKREQ#	Return Current Path	53	CLKREQ#	Return Current Path




Security Classification	Compel Secret Data		Title	Compel Electronics, Inc.
Issued Date	2017/08/24	Deciphered Date	2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED AND NOT BE RELEASED TO THE PUBLIC WITHOUT THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT BEING SO AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	AUDIO AL3C258-CG
			Date	LA-G07BP(KBL-U_UMA_6L) v4.0
			Date	Friday, January 05, 2018
			Page	32 of 59



Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i> EC ENE-KB9022	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title EC ENE-KB9022
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-G07BP(KBL-U_UMA_6L)	Rev v0.3
			Date: Tuesday, January 09, 2018	Sheet 33 of 59

TP Button BD Connector




<7,13,29,30,33,35,40,48,49,50,51> +3VALW

<12,37,38,39,40,48,49,52,53> +5VALW

<7,13,29,30,33,35,40,48,49,50,51> +3VALW


<12,37,38,39,40,48,49,52,53> +5VALW

Keyboard conn





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-G07BP(KBL-U_UMA_6L)				v0.3
Date: Friday, January 05, 2018				Sheet 34 of 59

Screw Hole





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	TPM/Screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Document Number	Rev
					LA-G07BP(KBL-U_UMA_6L)	v0.3
				Date:	Friday, January 05, 2018	Sheet 35 of 59





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SECURITY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G07BP(KBL-U_UMA_6L)	v0.3
				Date: Friday, January 05, 2018	Sheet 36 of 59

2.5" SATA HDD


<PV> change short pad





SATA ODD





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2017/08/24		Deciphered Date		2018/08/24		Title	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>						HDD/ODD Conn		Document Number	
						Customer		LA-G07BP(KBL-U_UMA_6L)	
						Date		Friday, January 05, 2018	
						Sheet		37 of 59	
						Rev		v0.3	




USB2.0/USB3.0 port 1




USB2.0/USB3.0 port 2





Security Classification	Compal Secret Data			Title	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	USB 3.0/2.0 conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G07BP(KBL-U_UMA_6L)	v0.3
				Date: Tuesday, January 09, 2018	Sheet 38 of 59




ESD Diode




Lid Switch (Hall Effect Sensor)




IO BD Connector (USB2.0,Card reader,HDD & PWR LED)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
LA-G07BP(KBL-U_UMA_6L)				v0.3
Date				Sheet 39 of 39




+3VALW_EC



<33,47> ADP_I




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07BP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	45 of 59
				Rev	v0.3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07BP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	46 of 59
				Rev	v0.3

Protection for reverse input




Vin Detector			
	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V
VILIM = 20*ILIM*Rsr			
ILIM = 3.3*100/(100+620)/20/0.02			
= 2.291 A			


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev v0.3
Date: Friday, January 05, 2018				Sheet	47 of 59






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G07BP(KBL-U_UMA_6L)	v0.3
				Date: Friday, January 05, 2018	Sheet 48 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	1.2VP/0.6VSP/2.5V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.3
Date				Friday, January 05, 2018	Sheet 48 of 89





VCC CORE
FSW=500kHz
Choke=0.24uH
DCR=1.19 mohm +/- 5%

VCC GT
FSW=500kHz
Choke=0.24uH
DCR=1.19 mohm +/- 5%

VCC SA
FSW=600kHz
DCR=6.2 mohm +/- 5%

U22
LL=2.4 mohm
TDC=21A
ICCMAX=32A
OCP=40A


U22
LL=3.1 mohm
TDC=18A
ICCMAX=31A
OCP=39A

U22
LL=10.3 mohm
TDC=4A
ICCMAX=4.5A
OCP=9.5A


U42
LL=2.4 mohm
TDC=42A
ICCMAX=64A
OCP=70A

U42
LL=3.1 mohm
TDC=12A
ICCMAX=28A
OCP=39A

U42
LL=10.3 mohm
TDC=5A
ICCMAX=5A
OCP=9.5A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	CPU Powerstage
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SET AND FURTHER EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	40.3
LA-G07BP(KBL-U_UMA_6L)				Rev	40.3
Date: Friday, January 05, 2018				Sheet 94 of 94	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-G07BP(KBL-U_UMA_6L)
				Date	Friday, January 05, 2018
				Sheet	54 of 59

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
B+	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VALW_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.2V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.6VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

SOC SMBUS Address Table



SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBCLK SMBDATA	+3V_PRIM	DIMM1	0x50	0xA0	0xA1
		DIMM2	0x52	0xA4	0xA5
		Touch PAD	0x2C	0x58	0x59

EC SMBUS Address Table (TBC)

EC_SMBUS Port	Power Rail	Device	Address (7 bit)
SMBUS Port 1	+3VL_EC	BAT	0x16
		CHGR	0x12
SMBUS Port 2	+3VS	dGPU	
		Thermal Sensor	0x90
		PCH	

BOM Structure Table (1/2)

Function	Stuff	Um-Stuff
DGPU SKU	PX@	
UMA SKU	UMA@	
TPM	TPM@	



45@	ROYALTY HOMI W/LOGO
Part Number	Description
800000002B8	ICM W/Logo (800000002B8)
800000003HM	

<USB2.0 port>

USB2.0 port	DESTINATION
1	USB3.0 Type-C
2	USB2.0/USB3.0
3	USB2.0/USB3.0
4	BT
5	HD/IR 1/IR 2 Camera
6	IR 2 Camera
7	Card Reader
8	X
9	X
10	X

<PCI-E,SATA,USB3.0/CLK>

Lane#	PCI-E	SATA	USB3.0	DESTINATION	CLK
1			1	USB3.0 Type-C	X
2			2	USB3.0 Type-C	X
3			3	USB2.0/USB3.0	X
4			4	USB2.0/USB3.0	X
5	1		5	GPU(DIS only)	CLK0
6	2		6	GPU(DIS only)	
7	3			GPU(DIS only)	
8	4			GPU(DIS only)	
9	5			LAN	CLK1
10	6			WLAN	CLK2
11	7	0		HDD	X
12	8	1a		ODD	CLK3
13	9			X	X
14	10			X	X
15	11	1b		NVMe x2	X
16	12	2		SATA SSD	X

